## Stereo 250W (4 $\mathbf{2}$ ) Class-T Digital Audio Amplifier Driver using Digital Power Processing (DPP ${ }^{\text {TM }}$ ) Technology <br> June 2000

## General Description

The TA0103A is a 250 W continuous average ( $4 \Omega$ ), two channel Amplifier Driver Module that uses Tripath's proprietary Digital Power Processing (DPP ${ }^{\text {TM }}$ ) technology. Class-T amplifiers offer both the audio fidelity of Class-AB and the power efficiency of Class-D amplifiers.

## Applications

> Audio/Video
> Amplifiers/Receivers
$>$ Pro-audio Amplifiers
> Automobile Power Amplifiers
> Subwoofer Amplifiers
> Home/PC Speaker Systems

## Benefits

> Reduced system cost with smaller/less expensive power supply and heat sink
$>$ Signal fidelity equal to high quality Class-AB amplifiers
> High dynamic range compatible with digital media such as CD and DVD

## Features

> Class-T architecture
> Proprietary Digital Power Processing technology
> "Audiophile" Sound Quality
$>0.04 \%$ THD+N @ 55W, $8 \Omega$
$>0.03 \%$ IHF-IM @ 36W, 8,
$>140 \mathrm{~W} @ 8 \Omega, 0.1 \% \mathrm{THD}+\mathrm{N}, \mathrm{V}_{\mathrm{S}}= \pm 54 \mathrm{~V}$
$>250 \mathrm{~W} @ 4 \Omega, 0.1 \% \mathrm{THD}+\mathrm{N}, \mathrm{V}_{\mathrm{s}}= \pm 54 \mathrm{~V}$
> High Power
$>150 \mathrm{~W} @ 8 \Omega, 1 \% \mathrm{THD}+\mathrm{N}, \mathrm{V}_{\mathrm{S}}= \pm 54 \mathrm{~V}$
$>300 \mathrm{~W} @ 4 \Omega, 1 \% \mathrm{THD}+\mathrm{N}, \mathrm{V}_{\mathrm{s}}= \pm 54 \mathrm{~V}$
> High Efficiency
$>92 \%$ @ $155 \mathrm{~W} @ 8 \Omega, \mathrm{~V}_{\mathrm{s}}= \pm 45 \mathrm{~V}$
$>90 \%$ @ $275 \mathrm{~W} @ 4 \Omega, \mathrm{~V}_{\mathrm{s}}= \pm 45 \mathrm{~V}$
> Dynamic Range = 106 dB
> Requires only N-Channel MOSFET output transistors
$>$ High power supply rejection ratio
> Mute input
$>$ Outputs short-circuit protected
$>$ Over- and under-voltage protection
$>$ Bridgeable, single-ended outputs
> 38-pin quad package
> Supports 100 kHz BW of Super Audio CD and DVDAudio (refer to Application Note for specifics)
$>$ Supports wide range of output power levels

## Typical Performance




## Absolute Maximum Ratings

| SYMBOL | PARAMETER | Value | UNITS |
| :--- | :--- | :---: | :---: |
| Vs | Supply Voltage (Vspos \& Vsneg) | $+/-85$ | V |
| V5 | Positive 5 V Bias Supply | 6 | V |
| VN12 | Reference Voltage: Nominal +12V referenced to Vsneg | 18 | V |
| Tstore | Storage Temperature Range | -40 to 150 | $\varrho^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating Free-air Temperature Range | -20 to +80 | $\varrho^{\circ} \mathrm{C}$ |

Notes: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Damage will occur to the device if VN12 is not supplied or falls below the recommended operating voltage when $V_{S}$ is within its recommended operating range.

## Operating Conditions

| SYMBOL <br> Vs | PARAMETER | MIN. <br> $+/-35$ | TYP. | MAX. | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $+/-60$ | V |  |  |  |  |
| V5 | Supply Voltage (Vspos \& Vsneg) | 4.5 | 5 | 5.5 | V |
| VN12 | Reference Voltage: Nominal +12V referenced to Vsneg | 10.8 | 12 | 13.2 | V |

Note: Recommended Operating Conditions indicate conditions for which the device is functional. See Electrical Characteristics for guaranteed specific performance limits.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. See Notes $1 \& 2$ for Operating Conditions and Test/Application Circuit Setup.

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Iq | Quiescent Current +45 V <br> (no load, BBM0=BBM1 $=0$ ) -45 V <br>  +5 V <br>  VN12 |  | $\begin{gathered} 30 \\ 36 \\ 43 \\ 210 \\ \hline \end{gathered}$ | $\begin{gathered} 80 \\ 60 \\ 65 \\ 250 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Is | Source Current $@$ Pout $=275 \mathrm{~W}, \mathrm{RL}=4 \Omega$ Vspos $=+45 \mathrm{~V}$ <br> @ $10 \%$ THD $+\mathrm{N} \quad$ VSNEG $=-45 \mathrm{~V}$ |  | $\begin{aligned} & 7 \\ & 7 \end{aligned}$ | $\begin{aligned} & 7.8 \\ & 7.8 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ |
| 15 | Source Current for 5V Bias Supply @ Pout = 275W, RL = 4 |  | 50 | 60 | mA |
| IVN12 | Source Current for VN12 Supply @ Pout = 275W, RL= $4 \Omega$ |  | 80 | 100 | mA |
| Vu | Under Voltage (Vspos \& Vsneg) |  |  | +/-35 | V |
| Vo | Over Voltage (Vspos \& Vsneg) | +/-60 |  |  | V |
| VIH | High-level Input Voltage (MUTE) | 3.5 |  |  | V |
| VIL | Low-level Input Voltage (MUTE) |  |  | 1 | V |
| IddMUTE | Mute Supply Current +45 V <br> (no load, BBM0=BBM1 $=0$ ) -45 V <br>  +5 V <br>  VN12 |  | $\begin{gathered} \hline 0.375 \\ 3.7 \\ 17 \\ 0.5 \\ \hline \end{gathered}$ | $\begin{gathered} 2 \\ 5 \\ 25 \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| V OH | High-level Output Voltage (HMUTE \& OVERLOADB) | 3.5 |  |  | V |
| Vol | Low-level Output Voltage (HMUTE \& OVERLOADB) |  |  | 1 | V |
| V тос | Over Current Sense Voltage Threshold | 0.67 | 0.75 | 0.82 | V |
| Av | Gain Ratio Vout/Vin, Rin $=0 \Omega$ |  | 108 |  | V/V |
| Voffset | Offset Voltage, no load, MUTE = Logic low (before nulling) |  | 300 | 500 | mV |

Minimum and maximum limits are guaranteed but may not be $100 \%$ tested.

Performance Characteristics - Single Ended, Vs $=\mathbf{\pm 5 4 V}$
Unless otherwise specified, $f=1 \mathrm{kHz}$, Measurement Bandwidth $=22 \mathrm{kHz} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
See Notes $1 \& 2$ for Operating Conditions and Test/Application Circuit Setup.
Performance Characteristics - Single Ended, Vs = $\mathbf{\pm 4 5 V}$

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\text {OUt }}$ | Output Power <br> (Continuous Average/Channel) | $\begin{array}{\|ll} \hline \text { THD }+\mathrm{N}=0.1 \%, & \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \text { THD }+\mathrm{N}=1 \%, & \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \hline \end{array}$ |  | $\begin{aligned} & 140 \\ & 250 \\ & 150 \\ & 300 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{W} \\ & \mathrm{~W} \\ & \mathrm{~W} \\ & \mathrm{~W} \end{aligned}$ |
| THD + N | Total Harmonic Distortion Plus Noise | $\mathrm{P}_{\text {OUt }}=55 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 0.04 |  | \% |
| IHF-IM | IHF Intermodulation Distortion | $\begin{array}{\|l\|} \hline 19 \mathrm{kHz}, 20 \mathrm{kHz}, 1: 1(\mathrm{IHF}), \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \mathrm{P}_{\text {out }}=36 \mathrm{~W} / \text { Channel } \end{array}$ |  | 0.02 |  | \% |
| SNR | Signal-to-Noise Ratio | A Weighted, $\mathrm{R}_{\mathrm{L}}=8 \Omega$, $\mathrm{P}_{\text {Out }}=140 \mathrm{~W} / \mathrm{Ch}$ |  | 101 |  | dB |
| CS | Channel Separation | $0 \mathrm{dBr}=60 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{f}=1 \mathrm{kHz}$ |  | 82 |  | dB |
| PSRR | Power Supply Rejection Ratio | Input Referenced, 30kHz Bandwidth |  | 67 |  | dB |
| $\eta$ | Power Efficiency | Pout $=200 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 92 |  | \% |
| $\mathrm{e}_{\text {NOUT }}$ | Output Noise Voltage | A Weighted, no signal, input shorted, DC offset nulled to zero, BBM = 145nS |  | 295 |  | $\mu \mathrm{V}$ |

Unless otherwise specified, $\mathrm{f}=1 \mathrm{kHz}$, Measurement Bandwidth $=22 \mathrm{kHz} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
See Notes $1 \& 2$ for Operating Conditions and Test/Application Circuit Setup.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pout | Output Power (Continuous Average/Channel) | $\begin{array}{ll} \hline \text { THD }+\mathrm{N}=0.1 \%, & \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \text { THD }+\mathrm{N}=1 \%, & \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \hline \end{array}$ |  | $\begin{gathered} \hline 85 \\ 150 \\ 100 \\ 200 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline W \\ & w \\ & w \\ & w \\ & \hline \end{aligned}$ |
| THD + N | Total Harmonic Distortion Plus Noise | Pout $=55 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 0.04 |  | \% |
| IHF-IM | IHF Intermodulation Distortion | $\begin{array}{\|l\|} \hline 19 \mathrm{kHz}, 20 \mathrm{kHz}, 1: 1(\mathrm{IHF}), \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \text { Pout }=36 \mathrm{~W} / \text { Channel } \end{array}$ |  | 0.03 |  | \% |
| SNR | Signal-to-Noise Ratio | A Weighted, $\mathrm{R}_{\mathrm{L}}=8 \Omega$, P ${ }_{\text {out }}=85 \mathrm{~W} / \mathrm{Ch}$ |  | 100 |  | dB |
| CS | Channel Separation | $0 \mathrm{dBr}=60 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{f}=1 \mathrm{kHz}$ |  | 82 |  | dB |
| PSRR | Power Supply Rejection Ratio | Input Referenced, 30kHz Bandwidth |  | 67 |  | dB |
| $\eta$ | Power Efficiency | $\mathrm{P}_{\text {out }}=155 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 92 |  | \% |
| $\mathrm{e}_{\text {Nout }}$ | Output Noise Voltage | A Weighted, no signal, input shorted, DC offset nulled to zero, BBM $=145$ nS |  | 250 |  | $\mu \mathrm{V}$ |

Minimum and maximum limits are guaranteed but may not be $100 \%$ tested.

## Notes:

1) $\mathrm{V} 5=+5 \mathrm{~V}, \mathrm{VN} 12=+12 \mathrm{~V}$ referenced to V SNEG
2) Test/Application Circuit Values: $\quad \mathrm{D}=\mathrm{MUR120T3}$ diodes, $\mathrm{R}_{\mathbb{N}}=22.1 \mathrm{~K} \Omega$
$\mathrm{R}_{\mathrm{D}}=33 \Omega, \mathrm{R}_{\mathrm{S}}=0.025 \Omega, \mathrm{R}_{\mathrm{G}}=10 \Omega$
$R_{\text {OCR1 }}=R_{\text {OCR } 2}=0 \Omega, L_{F}=18 \mathrm{uH}$ (Amidon core T200-2)
$C_{F}=0.22 u F, C_{D}=0.1 u F, C_{I N}=1 u F, C_{B Y}=0.1 u F$
Power Output MOSFETs, M = ST STW38NB20
$\mathrm{BBMO}=0, \mathrm{BBM} 1=1$

Pin Description

| Pin | Function | Description |
| :---: | :---: | :--- |
| 1 | AGND | Analog Ground |
| 2 | OVERLOADB | Logic output. When low, indicates that the level of the input signal has <br> overloaded the amplifier. |
| 3 | V5 | Positive 5 Volts |
| 4 | MUTE | Logic input. When high, both amplifiers are muted. When low (grounded), both <br> amplifiers are fully operational. |
| 5,6 | IN2, IN1 | Single-ended input (Channel 1 \& 2) |
| 7,8 | BBM0, BBM1 | Break-before-make timing control |
| 9,12 | GNDKELVIN1, | Kelvin connection to speaker ground (Channel 1 \& 2) |
| 10,11 | GNDKELVIN2 | OCR2, OCR1 |
| 13,14 | OCS1L+, OCS1L- | Over-current threshold adjustment (Channel 1 \& 2) |
| 15,16 | OCS1H-, OCS1H+ | Over Current Sense resistor, Channel 1 low-side |
| 17,30 | LO1COM, | Kelvin connection to source of low-side transistor (Channel 1 \& 2) |
| 18,29 | FDBKN1;FDBKN2 | Feedback (Channel 1 \& 2) |
| 19 | VN12 | Voltage: +12 V from V VnEG. Refer to Application Information section. |
| 20,27 | LO1, LO2 | Low side gate drive output (Channel 1 \& 2) |
| 21,26 | HO1COM, HO2COM | Kelvin connection to source of high-side transistor (Channel 1 \& 2) |
| 22,25 | HO1, HO2 | High side gate drive output (Channel 1 \& 2) |
| 23 | VSpos | Positive supply voltage |
| 24 | VSNEG | Negative supply voltage |
| 28 | PGND | Power Ground |
| 31,32 | OCS2L-, OCS2L+ | Over Current Sense resistor, Channel 2 low-side |
| 33,34 | OCS2H-, OCS2H+ | Over Current Sense resistor, Channel 2 high-side |
| 35 | HMUTE | Logic output. When high, indicates that the output stages of both amplifiers <br> are shut off and muted. |
| $36,37,38$ |  | Not Connected - Must Be Left Floating |

## 38 Pin Quad Package Pin-out(Top View)



Figure 1

## Test/Application Circuit



Figure 2

## Typical Performance at $\mathbf{V s}=\mathbf{+ 5 4 V}$








## Typical Performance at $\mathbf{V s} \boldsymbol{=} \mathbf{4 5 V}$





Efficiency versus Output Power


THD+N versus Frequency versus
Break Before Make, $\mathrm{R}_{\perp}=4 \Omega$


THD+N versus Frequency versus Bandwidth, $R_{L}=4 \Omega$


## TECHNICAL INFORMATION

## Typical Performance



## Functional Description

## TA0103A Amplifier Operation

Figure 3 is a simplified diagram of one channel (channel 1) of a TA0103A amplifier to assist in understanding its operation.


Figure 3: Simplified TA0103A Amplifier

The audio input signal (IN1) is fed to the processor internal to the TA0103A, where a modulation pattern is generated. This pattern is spread spectrum and varies between approximately 200 kHz and 1.5 MHz . Complementary copies of the switching pattern are level-shifted by the MOSFET drivers and output from the TA0103A where they drive the gates (HO1 and LO1) of external power MOSFETs that are connected as a half bridge. The output of the half bridge is a power-amplified version of the switching pattern that switches between $\mathrm{V}_{\text {SPOs }}$ and $\mathrm{V}_{\text {SNEG }}$. This signal is then low-pass filtered to obtain amplified audio.

## TECHNICAL INFORMATION

The processor portion of the TA0103A is operated from a 5 volt supply (between V5 and AGND). In the generation of the complementary modulation pattern for the output MOSFETs, the processor inserts a "break-before-make" dead time between when it turns one transistor off and it turns the other one on in order to minimize shoot-through currents in the MOSFETs. The dead time can be programmed by setting the break-before-make control bits, BBM0 and BBM1. Feedback information from the output of the half-bridge is supplied to the processor via FDBKN1. Additional feedback information to account for ground bounce is supplied via GNDKELVIN1.

The MOSFET drivers in the TA0103A are operated from voltages obtained from VN12 and LO1COM for the low-side driver, and $V_{\text {воot }}$ (generated internal to the TA0103A) and HO1COM for the highside. Only N-Channel MOSFETs are required for both the top and bottom of the half bridge. VN12 must be a stable 12 V above $\mathrm{V}_{\text {SNEG }}$. The gate resistors, $\mathrm{R}_{\mathrm{G}}$, are used to control MOSFET slew rate and thereby minimize voltage overshoots.

## Over- and Under-Voltage Protection

The TA0103A senses the power rails through $\mathrm{V}_{\text {Spos }}$ and $\mathrm{V}_{\text {SNEG }}$ for over- and under-voltage conditions. The over- and under-voltage limits are Vo and Vu respectively as specified in the Electrical Characteristics table. If the supply voltage exceeds Vo or drops below Vu, the TA0103A shuts off the output stages of the amplifiers and asserts a logic level high on HMUTE. The removal of the over-voltage or under-voltage condition returns the TA0103A to normal operation and returns HMUTE to a logic evel low. Please note that the limits specified in the Electrical Characteristics table are at $25^{\circ} \mathrm{C}$ and these limits may change over temperature.

## Over-current Protection

The TA0103A has over-current protection circuitry to protect itself and the output transistors from short-circuit conditions. The TA0103A uses the voltage across a resistor, $\mathrm{R}_{\mathrm{S}}$ (measured via OCS1H+, OCS1H-, OCS1L+ and OCS1L-), that is in series with each output MOSFET to detect an over-current condition. $\mathrm{R}_{\mathrm{S}}$ and ROCR are used to set the over-current threshold. The OCS pins must be Kelvin connected for proper operation. See "Circuit Board Layout" in Application Information for details. An over-current condition will cause the TA0103A to shut off the output stages of the amplifiers and supply a logic level high on HMUTE. The occurrence of an over-current condition is latched in the TA0103A and can be cleared by toggling the MUTE input or cycling power.

## Overload

When logic low, the OVERLOADB pin indicates that the level of the input signal has overloaded the amplifier and that the audio output signal is starting to distort. The OVERLOADB signal is active only while an overload is present. The OVERLOADB signal can be used to control a distortion indicator light or LED through a simple buffer circuit.

## Mute

When a logic high signal is supplied to MUTE, both amplifier channels are muted (both high- and low-side transistors are turned off) and a logic level high is output on the HMUTE pin. When a logic level low is supplied to MUTE, both amplifiers are fully operational and a logic level low is supplied on HMUTE. There is a delay of approximately 200 milliseconds between the de-assertion of MUTE and the un-muting of the TA0103A.

## TECHNICAL INFORMATION

## Application Information

## Amplifier Gain and Input Resistor Selection

The value of the input resistor, $\mathrm{R}_{\mathrm{IN}}$, is based on the required voltage gain, $\mathrm{A}_{\mathrm{V}}$, of the amplifier according to:

$$
\begin{aligned}
& A_{V}=538 \times 10^{3} /\left(R_{\text {IN }}+5000\right) \\
& \text { where } R_{\text {IN }}=\text { Input resistor value in ohms. }
\end{aligned}
$$

## Input Capacitor Selection

$\mathrm{C}_{\mathrm{IN}}$ can be calculated once a value for $\mathrm{R}_{\mathrm{N}}$ has been determined. $\mathrm{G}_{\mathrm{N}}$ and $\mathrm{R}_{\mathrm{N}}$ determine the input low-frequency pole. Typically this pole is set at $10 \mathrm{~Hz} . \mathrm{C}_{\mathrm{IN}}$ is calculated according to:
$\mathrm{C}_{\mathrm{IN}}=1 /\left(\left(2 \pi \times \mathrm{F}_{\mathrm{P}}\right)\left(\mathrm{R}_{\mathrm{IN}}+5000\right)\right)$
where:
$\mathrm{R}_{\mathrm{I}_{\mathrm{N}}}=$ Input resistor value in ohms.
$\mathrm{F}_{\mathrm{P}}=$ Input low frequency pole (typically 10 Hz ).

## DC Offset Adjust

While the DC offset voltages that appear at the speaker terminals of a TA0103A amplifier are typically small, Tripath recommends that any offsets during operation be nulled out of the amplifier with a circuit like the one shown connected to $\operatorname{IN} 1$ and $\operatorname{IN} 2$ in the Test/Application Circuit.

It should be noted that the DC voltage on the output of a TA0103A amplifier with no load in mute mode is approximately 2.5 V . This offset does not need to be nulled. The output impedance of the amplifier in mute mode is approximately 10 KOhms. This means that the 2.5 V drops to essentially zero when a typical load is connected.

## Supply Voltage and Output Power

The relationship between the bipolar power supply voltage needed, $\mathrm{V}_{\mathrm{S}}$, for a given RMS output power, Pout, into a given load, R, at a given level of THD (total harmonic distortion) is approximated by:

```
\(V_{S}=\left(2 \times R_{L} \times P_{\text {OUT }}\right)^{0.5} /\left(K \times R_{L} /\left(R_{L}+R_{\text {ON }}+R_{S}+R_{\text {COIL }}\right)\right)\)
```

where:
$R_{\text {ON }}=$ The at-temperature $R_{\text {Dson }}$ of the output transistors, $M$.
$\mathrm{R}_{\text {COIL }}=$ Resistance of the output filter inductor.
$\mathrm{R}_{\mathrm{S}}=$ Sense Resistor

## TECHNICAL INFORMATION


#### Abstract

$\mathrm{K}=\mathrm{THD}$ Factor, a number fixed by the algorithms in the TA0103A's signal processor that provides the relationship between THD at full output power of the amplifier and $\mathrm{V}_{\mathrm{S}}$. K corresponds to THD at full output power as follows:


| THD | $\underline{K}$ |
| :---: | :---: |
| $0.1 \%$ | 0.83 |
| $1 \%$ | 0.95 |
| $10 \%$ | 1.09 |

Typical measurement graphs of Pout versus supply voltage for various levels of THD are also included in this data sheet to help determine the supply voltage.

## Bridged Operation

Note that the two channels of a TA0103A amplifier can be used to provide a single, bridged amplifier of almost four times the output power of one of the single-ended amplifier channels. To configure a bridged amplifier, the input to one TA0103A channel must be the inverted signal of the input to the other channel.

## Low-frequency Power Supply Pumping

A potentially troublesome phenomenon in single-ended switching amplifiers is power supply pumping. This is caused by current from the output filter inductor flowing into the power supply output filter capacitors in the opposite direction as a DC load would drain current from them. Under certain conditions (usually low-frequency input signals), this current can cause the supply voltage to "pump" (increase in magnitude) and eventually cause over-voltage/under-voltage shut down. Moreover, since over/under-voltage are not "latched" shutdowns, the effect would be an amplifier that oscillates between on and off states. If a DC offset on the order of 0.3 V is allowed to develop on the output of the amplifier (see "DC Offset Adjust"), the supplies can be boosted to the point where the amplifier's over-voltage protection triggers.

One solution to the pumping issue is to use large power supply capacitors to absorb the pumped supply current without significant voltage boost. The low frequency pole used at the input to the driver determines the value of the supply capacitor required. This works for AC signals only.

Another solution to the supply pumping problem uses the fact that music has low frequency information that is correlated in both channels (it is in phase). This information can be used to eliminate boost by putting the two channels of a TA0103A amplifier out of phase with each other. This works because each channel is pumping out of phase with the other, and the net effect is a cancellation of pumping currents. The phase of the audio signals needs to be corrected by connecting one of the speakers in the opposite polarity as the other channel.

## VN12 Supply

VN12 is an additional supply voltage required by the TA0103A. VN12 must be 12 volts more positive than the nominal $V_{\text {SNEG }}$. VN12 must track $V_{\text {SNEG }}$, so if an unregulated supply is used for $\mathrm{V}_{\text {SNEG }}$, the design of the supply for VN12 must behave accordingly. Generating the VN12 supply requires some care.

The proper way to generate the voltage for VN12 is to use a 12 V -supply voltage referenced to the $\mathrm{V}_{\text {SNEG }}$ supply rather than to ground (PGND). Figure 4 shows the correct way to power the TA0103A:


Figure 4
One method to generate the VN12 supply voltage is to use a positive 12V IC regulator to drop PGND down to 12 V (relative to $\mathrm{V}_{\text {SNEG }}$ ). Care must be exercised with this method because some IC regulators such as the LM340 series will not function properly with a large voltage drop across the regulator, resulting in damage to the TA0103A.

Generating the VN12 voltage per Figure 5 is NOT recommended. Most power supplies only sink current from the negative terminal and will not be capable of sourcing the current required by VN12. Furthermore, problems can arise since VN12 will not track movements in $\mathrm{V}_{\text {SNEG }}$.


Figure 5

## TECHNICALINFORMATION

## Setting Over-current Threshold

$\mathrm{R}_{\mathrm{S}}$ and $\mathrm{R}_{\mathrm{OCR}}$ determine the value of the over-current threshold, $\mathrm{I}_{\mathrm{sc}}$ :

$$
\mathrm{I}_{\mathrm{SC}} \times \mathrm{R}_{\mathrm{S}}=\left(\mathrm{V}_{\mathrm{TOC}} \times 9100\right) /\left(9100+\mathrm{R}_{\mathrm{OCR}}\right)
$$

where:
$\mathrm{R}_{\mathrm{S}}$ and $\mathrm{R}_{\mathrm{OCR}}$ are in $\Omega$
$\mathrm{I}_{\mathrm{SC}}=3 \times \mathrm{I}_{\text {RMS }}=3 \times\left(\mathrm{PouT}_{\mathrm{O}} / \mathrm{R}_{\mathrm{L}}\right)^{0.5}$ (Over-current is typically set for $3 \times$ RMS current)
$\mathrm{V}_{\mathrm{TOC}}=$ Over-current sense threshold voltage (See Electrical Characteristics Table)
$=0.75 \mathrm{~V}$ typically
when $\mathrm{R}_{\mathrm{OCR}}=0 \Omega, \mathrm{R}_{\mathrm{S}}=(0.75) / / \mathrm{sc}$
Note that $R_{B}$ will dissipate approximately ( $\left.l_{R M S}\right)^{2} \times R_{S}$ of power. To set an sc of 30 A , for example, with $R_{O C R}=0 \Omega$, means that $R_{S}=25 \mathrm{~m} \Omega$ and $R_{S}$ must dissipate 2.5 W on average. If $R_{O C R}=9.1 \mathrm{~K} \Omega$, then to set $\mathrm{I}_{\mathrm{Sc}}=30 \mathrm{~A}, \mathrm{R}_{\mathrm{S}}$ will be $12.5 \mathrm{~m} \Omega$ and will only have to dissipate 1.13 W on average.

As high-wattage resistors are usually only available in a few low-resistance values $(10 \mathrm{~m} \Omega, 25 \mathrm{~m} \Omega$ and $50 \mathrm{~m} \Omega$ ), Pocr can be used to adjust for a particular over-current threshold using one of these values for $\mathrm{R}_{5}$.

## Output Transistor Selection

The key parameters to consider when selecting a MOSFET to use with the TA0103A are drainsource breakdown voltage (BVdss), gate charge ( Qg ), and on-resistance ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ).

The BVdss rating of the MOSFET needs to be selected to accommodate the voltage swing between $\mathrm{V}_{\text {SPOs }}$ and $\mathrm{V}_{\text {SNEG }}$ as well as any voltage peaks caused by voltage ringing due to switching transients. With a 'good' circuit board layout, a BVdss that is $50 \%$ higher than the $\mathrm{V}_{\text {SPOS }}$ and $\mathrm{V}_{\text {SNEG }}$ voltage swing is a reasonable starting point. The BVdss rating should be verified by measuring the actual voltages experienced by the MOSFET in the final circuit.

Ideally a low Qg (total gate charge) and low $\mathrm{Bs}(\mathrm{ON})$ are desired for the best amplifier performance. Unfortunately, these are conflicting requirements since $\mathrm{Bss}_{(0 \mathrm{O})}$ is inversely proportional to Qg for a typical MOSFET. The design trade-off is one of cost versus performance. A lower PDs(ON) means lower ${ }^{\mathrm{R}} \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ losses but the associated higher Qg translates into higher switching losses (losses = $\mathrm{Qg} \times 12 \times 1.2 \mathrm{MHz}$ ). A lower $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ also means a larger silicon die and higher cost. A higher $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ means lower cost and lower switching losses but higher $I^{2} R_{D s o N}$ losses.

The following table lists BVdss, Qg and $\mathrm{R}_{\mathrm{Ds}(\text { (ON })}$ for MOSFETs that Tripath has used with the TA0103A:

| Mfg. Part Number | BVdss | Qg (Max) <br> (nanoCoulombs) | $\mathbf{R}_{\text {DS(ON) (Max) }}$ <br> (Ohms) |
| :---: | :---: | :---: | :---: |
| ST STW34NB20 | 200 | 80 | 0.075 |
| ST STW38NB20 | 200 | 95 | 0.065 |
| ST STP19NB20 | 200 | 40 | 0.18 |
| IR IRF640 | 200 | 70 | 0.18 |

## Gate Resistor Selection

The gate resistors, $\mathrm{R}_{\mathrm{G}}$, are used to control MOSFET switching rise/fall times and thereby minimize voltage overshoots. They also dissipate a portion of the power resulting from moving the gate charge each time the MOSFET is switched. If $R_{G}$ is too small, excessive heat can be generated in the driver. Large gate resistors lead to slower MOSFET switching, which requires a larger break-before-make (BBM) delay. Tripath recommends using an $\mathrm{R}_{\mathrm{G}}$ of $10 \Omega$ when the Qg of the MOSFET is less than 70 nC and $5.6 \Omega$ when the Qg is greater than 70 nC .

## Break-Before-Make (BBM) Timing Control

The half-bridge power MOSFETs require a deadtime between when one transistor is turned off and the other is turned on (break-before-make) in order to minimize shoot through currents. BBMO and BBM1 are bgic inputs (connected to logic high or pulled down to logic low) that control the break-before-make timing of the output transistors according to the following table. Note that if either BBM0 or BBM1 are left floating, they are pulled to a logic low level internal to the TA0103A.

| BBM1 | BBMO | Delay |
| :---: | :---: | :---: |
| 0 | 0 | 145nS |
| 0 | 1 | 105nS |
| 1 | 0 | 65nS |
| 1 | 1 | 25nS |

The tradeoff involved in making this setting is that as the delay is reduced, distortion levels improve but shoot-through and power dissipation increase. Since the actual amount of BBM required is dependent upon other component values and circuit board layout, the value selected should be verified in the actual application circuit/board. It should also be verified under maximum temperature and power conditions since shoot-through in the output MOSFETs can increase under these conditions, possibly requiring a higher BBM setting than at room temperature.

## Clamping Diodes

The purpose of the diode, D , across each of the output MOSFETs is to clamp the voltages the MOSFET experiences to levels within its rating to prevent damage. Tripath recommends that fastrecovery or schottky diodes be used for this purpose (depending on the supply voltage used). The breakdown voltage rating of this diode should be similar to that of the MOSFET. Also, the forward voltage drop of this diode should be less than that of the internal body diode of the MOSFET.

## MOSFET Bypass Capacitor

Bypass capacitors, $\mathrm{C}_{\mathrm{BY}}$, are necessary for each output MOSFET at the nodes shown in the Test/Application Circuit to damp voltage ringing at these nodes due to the high currents flowing through the parasitic (circuit board trace) inductance. $\mathrm{C}_{B Y}$ should be 0.1 uF and have the appropriate voltage rating. They should be physically located as close to the MOSFET leads as possible.

## Turn-on \& Turn-off Noise

If turn-on or turn-off noise is present in a TA0103A amplifier, the cause is frequently due to other circuitry external to the TA0103A. While the TA0103A has circuitry to suppress turn-on and turn-off transients, the combination of the power supply and other audio circuitry with the TA0103A in a particular application may exhibit audible transients. One solution that will completely eliminate turnon and turn-off pops and clicks is to use a relay to connect/disconnect the amplifier from the

## TECHNICAL INFORMATION

speakers with the appropriate timing at power on/off. The relay can also be used to protect the speakers from a component failure (e.g. shorted output MOSFET), which is a protection mechanism that some amplifiers have. Circuitry external to the TA0103A would need to be implemented to detect these failures.

## Output Filter Design

One advantage of Tripath amplifiers over PWM solutions is the ability to use higher-cutoff-frequency filters. This means any load-dependent peaking/droop in the 20 kHz audio band potentially caused by the filter can be made negligible. This is especially important for applications where the user may select a 40 hm or 80 hm speaker. Furthermore, speakers are not purely resistive loads and the impedance they present changes over frequency and from speaker model to speaker model.

Tripath recommends designing the filter as a 2 nd order, 80 kHz LC filter. Tripath has obtained good results with $L_{F}=18 u H$ and $C_{F}=0.22 u F$ for a nominal impedance of $8 \Omega$.

The core material of the output filter inductor has an effect on the distortion levels produced by a TA0103A amplifier. Tripath recommends low-mu type-2 iron powder cores because of their low loss and high linearity.

Tripath also recommends that an RC damper be used after the LC low-pass filter. No-load operation of a TA0103A amplifier can create significant peaking in the LC filter, which produces strong resonant currents that can overheat the output MOSFETs and/or other components. The RC dampens the peaking and prevents problems. Tripath has obtained good results with $\mathrm{R}_{\mathrm{D}}=33 \Omega$ and $C_{D}=0.1 u F$.

It is highly recommended that the design process for a TA0103A amplifier include an analysis of the interaction of intended speaker(s) with the LC filter and RC damper to ensure the desired frequency response is attained. Component values for the LC filter and RC damper may need to be altered from the Tripath suggestions to achieve the required response.

## Grounding

Tripath recommends not connecting analog ground (AGND) to power ground (PGND) externally, as this connection is already made internal to the TA0103A.

## Circuit Board Layout

Considerable care needs to be taken in the layout of the circuit board for a TA0103A amplifier. The high currents flowing through PCB traces and the inductive effects due to the switching frequencies involved can cause large overshoot and undershoot voltages if care is not taken. A general rule to follow is to keep the PCB trace of each signal path to/from each lead of each output MOSFET as short as physically possible.

Certain circuit functions in a TA0103A amplifier cannot share PCB return paths with other functions because of the resistive and inductive effects of the switching currents and frequencies used. These so-called 'Kelvin' paths must each have a dedicated PCB trace from the TA0103A to their destination. The following signals should be treated as Kelvin paths: OCS1H+, OCS1H-, OCS1L+, OCS1L-, OCS2H+, OCS2H-, OCS2L+, OCS2L-, FDBKN1, FDBKN2, GNDKELVIN1 and GNDKELVIN2.

## Performance Measurements of a TA0103A Amplifier

Tripath amplifiers operate by modulating the input signal with a high-frequency switching pattern. This signal is sent through a low-pass filter (external to the Tripath amplifier) that demodulates it to recover an amplified version of the audio input. The frequency of the switching pattern is spread spectrum and typically varies between 200 kHz and 1.5 MHz , which is well above the $20 \mathrm{~Hz}-22 \mathrm{kHz}$ audio band. The pattern itself does not alter or distort the audio input signal but it does introduce some inaudible noise components.

The measurements of certain performance parameters, particularly those that have anything to do with noise, like THD + N, are significantly affected by the design of the low-pass filter used on the output of the TA0103A and also the bandwidth setting of the measurement instrument used. Unless the filter has a very sharp roll-off just past the audio band or the bandwidth of the measurement instrument ends there, some of the inaudible noise components introduced by the Tripath amplifier switching pattern will get integrated into the measurement, degrading it.

One advantage of Tripath amplifiers is that they do not require large multi-pole filters to achieve excellent performance in listening tests, usually a more critical factor than performance measurements. Though using a multi-pole filter may remove high-frequency noise and improve THD +N type measurements (when they are made with wide-bandwidth measuring equipment), these same filters can increase distortion due to inductor non-linearity. Multi-pole filters require relatively large inductors, and inductor non-linearity increases with inductor value.

## TECHNICAL INFORMATION

## Efficiency Of A TA0103A Amplifier

The efficiency, $\eta$, of an amplifier is:

$$
\eta=P_{\text {out }} / P_{\text {IN }}
$$

The power dissipation of a TA0103A amplifier is primarily determined by the on resistance, Ron, of the output transistors used, and the switching losses of these transistors, Psw. For a TA0103A amplifier, $\mathrm{P}_{\mathrm{IN}}$ (per channel) is approximated by:

$$
\mathrm{P}_{\text {IN }}=\mathrm{P}_{\text {DRIVER }}+\mathrm{P}_{\text {SW }}+\mathrm{P}_{\text {OUT }}\left(\left(\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\text {ON }}+\mathrm{R}_{\text {COIL }}+\mathrm{R}_{\mathrm{L}}\right) / R_{\mathrm{L}}\right)^{2}
$$

where:
$P_{\text {DRIVER }}=$ Power dissipated in the TA0103A $=1.6 \mathrm{~W} /$ channel
$P_{s w}=2 \times(0.015) \times Q_{g}\left(Q_{g}\right.$ is the gate charge of $M$, in nano-coulombs $)$
$R_{\text {coil }}=$ Resistance of the output filter inductor (typically around $50 \mathrm{~m} \Omega$ )

For an 155W RMS per channel, $8 \Omega$ load amplifier using STW38NB20 MOSFETs, and an $\mathrm{P}_{\mathrm{S}}$ of $50 \mathrm{~m} \Omega$,

$$
\begin{aligned}
P_{\text {IN }} & =P_{\text {DRIVER }}+P_{\text {SW }}+P_{\text {OUT }}\left(\left(R_{S}+R_{\text {ON }}+R_{\text {COIL }}+R_{L}\right) / R_{L}\right)^{2} \\
& =1.6+2 \times(0.015) \times(95)+155 \times((0.025+0.11+0.05+8) / 8)^{2} \\
& =1.6+2.85+162 \\
& =166.7 \mathrm{~W}
\end{aligned}
$$

In the above calculation the $\mathrm{RDS}_{\text {(ON) }}$ of $0.065 \Omega$ was multiplied by a factor of 1.7 to obtain R $\mathrm{R}_{\mathrm{ON}}$ in order to account for some temperature rise of the MOSFETs. ( $\mathrm{R}_{\mathrm{DS}}$ (ON) typically increases by a factor of 1.7 as for a typical MOSFET as temperature increases from $25^{\circ} \mathrm{C}$ to $170^{\circ} \mathrm{C}$.)

So,

$$
\eta=P_{\text {out }} / P_{\text {IN }}=155 / 166.7=93 \%
$$

This compares to the $90 \%$ measured efficiency (see Typical Performance graphs).

## Technical Documentation

Please refer to the Tripath "Application Notes" section on our web page (http://www.tripath.com/html/tech.htm\#appnotes) for more information regarding evaluation, test and design of Class-T amplifiers.

## Package Information

38 Pin Quad Module


Phyco Socket: 4150-1 x 8SF1 8 position header female 4150-1 x 1SF1 11 position header female

Figure 6

## TECHNICAL INFORMATION

This data sheet contains the design specifications for a product in development. Specifications may change in any manner without notice. Tripath and Digital Power Processing are trademarks of Tripath Technology Inc. Other trademarks referenced in this document are owned by their respective companies.

Tripath Technology Inc. reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Tripath does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

TRIPATH'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN CONSENT OF THE PRESIDENT OF TRIPATH TECHNOLOGY INC.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in this labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

For more information on Tripath products, visit our web site at: www.tripath.com
TRIPATH TECHNOLOGY, INC.
3900 Freedom Circle, Suite 200
Santa Clara, California 95054
408-567-3000

